Ministry of Electronics & Information Technology
(MeitY)
Chips to Startup (C2S)
Instruction Enhancement Programme (IEPs)
| # | TOPIC | SESSION | ORGANIZER | DURATION | MODE OF CONDUCTION | SESSION RECORDINGS |
|---|---|---|---|---|---|---|
| 1 | IEP on ASIC Digital Design Using 180nm PDK | Insights into RTL-to-GDSII using Cadence EDA Tools for Digital IC design with a focus on 180nm PDK | ChipIN Centre | 12-Feb-2024 to 16-Feb-2024 |
Hybrid |
ChipIN Centre IEP Session 1 ChipIN Centre IEP Session 2 ChipIN Centre IEP Session 3 ChipIN Centre IEP Session 4 ChipIN Centre IEP Session 5 |
| 2 | IEP on Memory and In-Memory Computing using SCL 180nm PDK on | Insights into CMOS IC Design Flow, Memory IP Design using SRAM and RRAM, Basic and Advanced Operations using In-Memory Computing and Fundamentals of Memory Compiler | IIT Indore | 18-Mar-2024 to 22-Mar-2024 |
Hybrid |
IIT Indore IEP Session 1 IIT Indore IEP Session 2 IIT Indore IEP Session 3 IIT Indore IEP Session 4 IIT Indore IEP Session 5 |
| 3 | Digital India RISC-V (DIR-V) architecture and applications | The sessions included a well-balanced mix of expert talks, hands-on training, and live demonstrations. Experts from the Shakti team of IIT Chennai, the VEGA team from C-DAC Thiruvananthapuram, and the NIELIT team handled the theory and practical sessions. | NIELIT Calicut | 9th-Dec-2024 to 13th-Dec-2024 |
Hybrid |
|
Content owned & provided by Ministry of Electronics & Information Technology, Government of India
Website visitor count (since 17th Feb 2025) : 22995
