Patents Filed
# | Title | Country | Institute |
---|---|---|---|
1 | CMOS wideband RF amplifier with gain roll-off compensation for external parasitics | US | IISc Bangalore |
2 | Data scheduling register tree for radix-2 fft architecture. | US | NIT Tiruchirapalli |
3 | A FLIPPED VOLTAGE FOLLOWER-BASED LOW DROP-OUT REGULATOR DEVICE. | Australia | NIT Warangal |
4 | A current source array for high resolution high speed digital to Analog converters | India | IIT Gandhinagar |
5 | A lateral DMOS transistor and method of fabricating thereof | India | IIT Gandhinagar |
6 | An ultra low power, read decoupled-differential write, 10t sram cell with larger read/write noise margin | India | IIT Indore |
7 | Offset compensated data sensing technique for low energy embedded RAM | India | IIT Indore |
8 | On-Chip Jitter measurement circuit for high speed data and clock, high-speed voltage controlled CML hysteresis delay cell and ring oscillator using the same,low power high dynamic range programmable gain amplifier | India | IIT Kharagpur |
9 | Ultra low trans conductance amplifier using carbon nano tube field effect transistor | India | MNIT Jaipur |
10 | Power supply noise reduction using clock gating with variable frequency as global clock | India | NIT Agartala |
11 | N-stage OTA buffer amplifiers with unity gain and high input dynamic range and tunable gain for driving large resistance loads | India | NIT Calicut |
12 | Internet of things enabled energy management system | India | NIT Hamirpur |
13 | Method and System for enriching life in a humanly maintained aquaculture environment | India | NIT Hamirpur |
14 | A novel microfluidic approach for bio-mems applications | India | SVNIT Surat |
15 | Fully differential clocked comparator for pipelined analog - to - digital converter | India | TIET Patiala |
16 | A Scalable compact digital-in concept comparator for adc | India | TIET Patiala |
17 | Polymer electrostatic mems cantilever beam | India | VNIT Nagpur |
18 | An auxiliary circuit in Analog-to-Digital Converter for adaptive sampling architecture. | India | NIT Goa |
19 | Low Drop Diode Equivalent Circuit. | India | IISc Bangalore |
20 | Low leakage-high stability Differential postive feedback controlled 10T DPFC10T SRAM Cell. | India | IIT Indore |
21 | Reconfigurable Reduced Switching Activity Rsw Mode for an Analog To Digital Converter. | India | IIT Mandi |
22 | Fully automated electrostatic page turning technique and device for document scanning. | India | IIT Mandi |
23 | Testing integrated circuits during split fabrication. | India | IIT Roorkee |
24 | PCB DESIGN OF PORTABLE AIR QUALITY MONITORING SYSTEM WITH ENHANCED BATTERY LIFE. | India | NIT Agartala |
25 | A low power N-bit SAR ADC with a re- laxed capacitive DAC. | India | NIT Goa |
26 | A Generalized System to Perform Real-Time Frame Blocking on Streaming Samples of the Digital Signals. | India | NIT Puducherry |
Content owned & provided by Ministry of Electronics & Information Technology, Government of India