Home → ChipIN Centre Instruction Enhancement Programme (IEPs) → Session 1

ChipIN Centre Instruction Enhancement Programme (IEPs) - Session 1

# MATERIALS
1 Theoretical - SCL session

2 Theoretical - Verilog RTL Coding Guidelines, Design, Testbench and Simulation

3 Practical - IEP Folder Structure hands-on

Content owned & provided by Ministry of Electronics & Information Technology, Government of India

Copyright © 2023